Job Description

Job Description

Join our world-class IP development team. In this role you are a pre-silicon verification/validation engineer and member of an IP team chartered with delivering memory IP and memory controller subsystems to multiple Intel server SoCs. This IP team develops a wide range of memory technologies and delivers to SoCs across the Intel portfolio.

Our best validators are able to:
- Develop validation strategies and methodologies
- Create, define and develop validation environments and test suites
- Define and execute test plans, test sequences and directed tests
- Participate in improvements to the validation environment that drive down validation escape bug rates
- Debug issues to root cause, define solutions, create short-term and long-term process fixes

Key skills and experience may include:
- Development of memory controllers using memory protocols for DDR and HBM
- Implementation of verification environments that include use of constrained-random stimulus and use of functional coverage
- Reading and interpreting technical specs and Register Transfer Level (RTL) code
- IP or SoC development, verification, or integration using Verilog/SystemVerilog/ Open Verification Methodology (OVM)/Universal Verification Methodology (UVM)
- Debugging, writing monitors/checkers/reference models / stimulus
- Writing System Verilog Assertions (SVA)
- Using Verdi Coverage planner
- Developing Memory VIP

Colorado Pay Transparency Law requires that Intel discloses the compensation for jobs which could be performed in Colorado. Intel anticipates that the annual base pay range for this role in Colorado is $95,360 - $143,140. In addition to base pay, regular Intel employees are eligible for an Annual Performance Bonus (APB) and Quarterly Profit Bonus (QPB). Payout of APB is subject to eligibility and other program conditions as well as the Companys performance to its operational and financial goals. Payout of QPB connects Intels employees to the quarterly profits of the Company. Employees in eligible sales and marketing positions receive commission in lieu of APB but are eligible for QPB. Information about these bonus programs as well as the host of expansive stock, health, retirement and vacation benefits offered to Intel employees are available at: https://www.intel.com/content/www/us/en/jobs/benefits.html.

Interns and Intel Contract Employees are not eligible for APB or QPB or for some employee benefits including, but not limited to, disability, life insurance, retirement, equity and certain leave programs.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences. This is an entry level position and will be compensated accordingly.

Minimum Qualifications

The candidate must have a Bachelor's degree in Electrical or Computer Engineering with 2+ years of Experience - OR - a Master's degree in Electrical or Computer Engineering with 1+ years of experience in:

* Pre-Silicon validation

Inside this Business Group
IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.

Other Locations

US, Colorado, Fort Collins

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

USCollege GradJR0156164Santa Clara